

Best Available Copy

10081652
02/21/02
JC-979 U.S. PTO

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL. NO.	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10081652	02/21/2002	710	100	211 364	2181 Ray

**APPLICANTS: LaBerge Paul;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed	<input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO	
35 USC 119 conditions met	<input type="checkbox"/> yes <input type="checkbox"/> no	501128.01	
Verified and Acknowledged Examiner's initials			
TITLE : Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing			
U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
Amount Due	Date Paid		Total Claims	Print Claim for O.G
ISSUE FEE		Primary Examiner	DRAWING	
			Sheets Drwg.	Figs. Drwg.
TERMINAL DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

DISK (CRF)

CD-ROM
(Attached in pocket on right inside flap)